Abstract-The proliferation of distributed generation on distribution feeders triggers a large number of integration and planning studies. Further, the complexity of distribution feeder models, short simulation time steps, and long simulation horizons rapidly render studies computational burdensome. To mend this issue, we propose a methodology for reducing the number of nodes, loads, generators, line, and transformers of p-phase distribution feeders with unbalanced loads and generation, non-symmetric wire impedance, mutual coupling, shunt capacitance, and changes in voltage and phase. The methodology is derived on a constant power load assumption and employs a Gaussian elimination inversion technique to design the reduced feeder. Compared to previous work by the authors, the inversion reduction takes half the time and voltage errors after reduction are reduced by an order of magnitude. Using a snapshot simulation the reduction is tested on six additional publicly available feeders with a maximum voltage error 0.0075 p.u. regardless of feeder size or complexity, and typical errors on the order of 1 × 10 −4 p.u. For a day long quasi-static time series simulation on the UCSD A feeder, errors are shown to increase with changes in loading when a large number of buses removed, but shows less variation for less than 85% of buses removed.
I. INTRODUCTION
T HE introduction of distributed energy resources (DER) into distribution networks en masse has transformed the study of power systems. Utility scale planning studies must consider the uncertainty in these resources and devise mitigation techniques under a plethora of operating conditions [1] - [3] .
As more DERs are employed to meet the renewable generation goals being set globally [4] , the complexity of these studies will compound. For a current example, the proposal of the Western Energy Imbalance Market will require voltage and phase information of the entire western interconnection simultaneously, which at roughly 80,000 nodes induces incredible computational expense. [5] . As a result, solutions to reduce the time required to carry out such studies are becoming increasingly important [6] - [9] . Network reduction provides a means for reducing the complexity and associated time of the systems being studied by removing buses and lines of a circuit to lessen the number of variables that must be solved. Thus, time savings are realized at the cost of ignoring state variables on certain buses.
In reference [10] four of the more popular network reduction techniques are discussed and compared for performance in static power flow simulations: i) Ward reduction [11] , ii) Kron reduction [12] , iii) Dimo's method [13] , and iv) Zhukov's reduction [14] . For the two feeders investigated (IEEE 14 bus and IEEE 118 bus), all methods were shown to produce significant error in voltage due to reduction (> 0.01 pu), while the Ward reduction method produced the lowest error overall. However, the Ward reduction requires an initial solution to the power flow (which increases computational cost) and assumes fixed current loads. All of the methods are designed for transmission networks which tend to be balanced systems designed with symmetrical components. A body of research [15] - [17] has been performed for multiphase transmission systems for network equivalence from the electromagnetic transient perspective.
Recently, a body of work specifically tailored to distribution feeder simplification has emerged. The segmentation method in reference [18] introduces a constant power assumption to the literature on distribution network reduction. The methodology replaces model segments between two buses of interest with characteristic equations representing a simpler topology. The methodology is tested on Feeder J1 [19] and produces a small maximum voltage error of (O(10 −3 )). However, an initial power flow is still needed as a system input and the authors retain capacitors, voltage regulators, PV systems, and the corresponding distribution transformers in the reduction, limiting the number of buses that can be removed. A distribution feeder reduction technique for balanced distribution systems is proposed in [6] which does not require an initial power flow solution. Load and PV is aggregated recursively between a subset of buses until the entire network is reduced. When implemented in OpenDSS [20] , the method produced negligible voltage error for the distribution feeder investigated. However, the feeder is modeled with no imbalance in generation or loading, symmetric impedance between buses without mutual coupling, and negligible shunt capacitance, and only a single voltage level, which is unrealistic. Further reduction across voltage levels is not considered, requiring transformer nodes to be kept in the reduced model, which increases computational cost.
In [21] , the method proposed in [6] was enhanced to allow mutual coupling and imbalance in line impedance, and imbalance in loading. In addition, a weighting scheme preserved spatial and temporal variations in load and generation in the reduced feeder. Extensive validation on a 3-phase 621 bus feeder with unbalance in load, generation, and line loading was performed. Errors were (O(10 −3 )) and the simulation time for a year long integration study was reduced by up to 96%.
Despite the improvements in applicability and accuracy in [21] , it preserved a number of assumptions from previous methodologies: 1) While individual load models are preserved during the reduction process, the reduction methodology is formulated based on the assumption of fixed current loads which do not accurately represent common loads; 2) Shunt capacitance is ignored, which is a critical part of realistic distribution networks; 3) Reduction across voltage transformers is not possible, requiring the inclusion of extra buses in the reduced feeder; 4) The recursive nature of the algorithm causes the reduction times to scale with feeder size.
To overcome these limitations, a disparate and novel technique for reduction of multiphase unbalanced distribution feeders is presented here. The reduction methodology is a Gauss elimination matrix inversion technique which is derived using a more common fixed power model assumption for loads and generators.
The inversion reduction methodology is the first to demonstrate that the use of Guassian elimination techniques for reduction of feeders automatically considers complexities of multiphase unbalanced systems. In fact the methodology is shown to be a generalization of [21] , with additional terms which facilitate the aggregation of load and generation across voltage transformers and the inclusion of shunt impedance in lines and buses.
The contributions of this paper to the literature on distribution network reductions are as follows:
1) Development of a methodology which can be applied with or without a power flow simulation or measured data 2) Improving on existing methods to account for complexities such as r shunt capacitance in distribution lines r feeders with multiple voltage levels r voltage-independent capacitor banks r reduction based on power (not current)
3) Reduction through a single calculation as opposed to a recursive formulation, rendering the method easier to implement and reducing computational cost 4) Algorithm for transforming admittance matrix to circuit elements as required by commercial power flow solvers The rest of the paper is organized as follows. Section II briefly introduces the methodology in [21] to facilitate the comparison of the methods. In Section III, we derive the new inversion reduction methodology. Section IV demonstrates the inversion reduction on a simple 3 bus system and compares the proposed methodology with the method from [21] . The algorithm is given in Section V. Section VI discusses the error sources associated with the method and its assumptions. Section VII concludes the paper.
II. REVIEW OF REFERENCE [21]

A. Introduction
The approach in [21] was a recursive method, which for a set of desired or critical buses (CB), looped through all the noncritical buses (NCB) and eliminated them by moving current injections to neighboring buses. For any set of neighboring buses i, j, k, where j is between buses i and k, we can write the p-phase voltage vector for buses j and k as follows:
where V ∈ C p×1 and I ∈ C p×1 are the vectors of voltages and current injections of the p-phase bus, and Z ∈ C p×p is the full impedance matrix of the line connecting the buses, where the diagonal elements denote self impedances and off-diagonal elements denote mutual impedances between different phases of the line.
B. End Bus Removal
An "end-bus" reduction of k onto j can be performed if there are no CB downstream of k. From equation (1) , the voltage at bus j does not depend on V k or Z j k . Thus bus k and the line connecting j to k can be removed from the circuit, while I k is moved onto bus j.
Note equation (1) is only a function of Z ij , not Z j k , indicating that the impedance between buses j and k is simply removed from the reduced circuit.
C. Middle Bus Removal
Removing the middle bus j from the circuit (dubbed "middle-bus" reduction) requires re-arranging equations 2 and 1 as follows:
We can restate equation (5) in the form given in equation (6)
where,
As indicated in (6) to remove bus j, bus i is connected to bus k through an equivalent line with impedance equal to the summation of the two original lines. Further, a contribution of I j is transferred to bus k according to the ratio of impedance between j and k to the equivalent impedance (Z eq −1 × Z ij ). A similar relationship holds for the updated current on bus i, where
D. Spatial and Temporal Variation in Load/Generation
The resulting reduced feeder is composed of loads and generation on the CBs, which are based on the aggregated current injections from the removed buses. However, the load and generation on the reduced feeder is only valid for the snapshot of loading conditions used during the reduction process. To remove the need for reduction after every change in load and generation, a weight matrix W ∈ C M ×M , where M is the set of nodes in the original feeder, is introduced. Initially, W ii = 1, while W ij = 0, indicating that all loads are on their own node. As reduction progresses, W is updated by removing rows corresponding to nodes which are removed from the circuit and adding the values to the node that the load is being aggregated to. Any non-zero W ij in the final W ∈ C m ×M indicates the ratio of current injection on node i which now resides on node j. Here m is the set of nodes in the reduced feeder.
III. INVERSION METHOD DERIVATION
A. Circuit Reduction
Here, a new approach to reducing a distribution feeder is proposed, which is formulated as a Gauss elimination inversion technique and is carried out in a single calculation, as opposed to looping through all CB in the circuit. A constant power load model is assumed, which is more representative of industrial and residential loads than the more common fixed current assumption, which is most applicable to special lighting load. The constant power load model assumption is solely used for derivation purposes, while individual load models are retained in the reduction.
The inversion reduction methodology is applicable to both radial and meshed feeders. The choice of reduced feeder network and the topology detection algorithms differ for meshed or radial system. This paper presents the reduction algorithms for radial feeders. The application to meshed feeders will be a topic of future work.
For the original or full feeder (subscript "o"), the vector of complex voltages of each node is given as V o ∈ C M ×1 and the vector of complex current injections at each node is I o ∈ C M ×1 . The two variables are related through the nodal voltage equation by the system admittance matrix
The relations given in (9) represents just the system admittance and power injection. Traditionally, this relation uses a swing bus where the first element of I o is a variable. In our formulation, the swing bus is not needed and if no load is present on the first node, that entry is zero. Similarly, we define a reduced feeder (subscript "r") with complex voltage vector of all m nodes of the reduced feeder V r ∈ C m ×1 , complex current injection vector I r ∈ C m ×1 , and impedance matrix Z r ∈ C m ×m . Akin to (9) we observe V r = Z r × I r .
Requiring voltage equivalence before and after reduction at all buses in the reduced feeder (i.e. the CB of the full feeder) yields
where V o,CB is the subset of voltages in the full feeder corresponding to the CB. V o,CB is the product of the impedance matrix with NCB rows removed Z o,C B ∈ C m ×M and the current injection vector I o . Inserting (9) into (10) we obtain
To remove the dependence on current, we introduce the vectors of complex power for each node, S o ∈ C M ×1 and S r ∈ C m ×1 in the full and reduced feeders, respectively.
where the superscript * represents the conjugate operation and ⊗ is element-wise multiplication. V o andṼ r are the complex voltage vectors representing the original and reduced feeders. The voltage vector definition is flexible, but the following scenarios may be most typical: (i) voltages from an initial power flow for a stationary point according to nominal loading; (ii) nominal voltages defined based on the nominal transformer ratios and phase shifts due to the type of transformers. To avoid an initial power flow, nominal voltages are used in the application of (12) and (13) . The choice of voltage vector effect on reduction error is examined in Section VI-E.
Solving for current
whereṼ o inv andṼ r inv denote the element-wise inversion of the vectorsṼ o andṼ r respectively. Substituting (14), (15) into (11) and solving for the vector of powers in the reduced system
As for an arbitrary matrix A and two arbitrary vectors B and 
indicating that for a chosen Z r we can define a new set of equivalent loads and generation powers. Although the choice of Z r is not unique, a logical choice is to simply remove the matrix rows and columns corresponding to the nodes that were removed from the system. That is, the admittance matrix for the reduced feeder
r is composed of equivalent impedances between the remaining buses and shunt elements such as capacitor banks. This is discussed in detail in Section V.
B. Spatial and Temporal Variation in Load/Generation
Similar to [21] , a weighting matrix W = S r /S o is adopted to aggregate original powers onto CB. From equation (17)
Note that removing the nominal voltage matrices from W (i.e. assumingṼ r =Ṽ o ), yields
* which produces the same weighting matrix as in reference [21] . The addition of the nominal voltage matrices allows for the mapping of load and generation profiles across different voltage levels (i.e. across transformers).
C. Load/Generation Model Mapping
Generators and loads can be modeled in a variety of different ways. For example, OpenDSS has 7 options to model feeder loads and 7 options to model generators in addition to a model for PV. To retain these models through the reduction process, S o can be defined as a matrix, where each column indicates a different load type (i.e. S o ∈ C M ×X where X is the number of load types on the feeder). The proposed methodology which aggregates loads/generators into a single equivalent on retained buses is not suitable for reduction of Zip or multi-state load models [22] since individual load parameters would be lost. However, the method is expanded to reduce such loads models in reference [23] .
IV. EXAMPLE REDUCTION OF 3 BUS SYSTEM
A. Two Lines
To illustrate a feeder reduction, a sample feeder is shown in Fig. 1 . First, a single phase, three bus system connected by two lines is chosen to provide direct comparison to the methodology formulated in [21] and to provide intuition about the relationship between the original and reduced circuit. However, the methodology is applicable to any M bus, p-phase phase system. We define the system as follows:
1) End bus reduction through removal of bus 3:
To remove bus B 3 , the rows and columns corresponding to B 3 in the admittance matrix can be removed to generate Z r . Likewise,Ṽ r is equivalent toṼ o with the omission of the row and column corresponding to V 3 . Solving (17) yields the power vector for loads and generators in the reduced feeder.
The equation indicates that the power on B 1 remains the same (S new 1 = S 1 ). However, at B 2 a scaled power of B 3 with respect to both voltage and impedance is added. The scaling with respect to voltage accounts for change in phase and voltage magnitude, allowing loads to be aggregated across transformers, which can then be removed from system. The scaling due to impedance accounts for the shunt impedance on the bus, which was neglected in [12] , and is a result of the full impedance matrix being used to calculate the updated loads.
For the special case of no shunt impedance (z 33 = ∞) and no voltage change between B 2 and B 3 , we recover
Assuming S i = V i I * i , we in fact recover the form given in (3), indicating that the new methodology is a generalization of the methodologies proposed in [6] , [21] , but accounts for shunt impedance and changes in voltage phase and angle between nodes.
The impedance between B 1 and B 2 remains unchanged, while the impedance between B 2 and B 3 is removed from the circuit.
2) Middle bus reduction through removal of Bus 2:
If it is desired to remove B 2 from the circuit and only keep B 1 and B 3 , we formulate the new impedance matrix by removing the rows and columns of Z o corresponding to B 2 . Solving (17) with the given values for the updated power vector yields
By removing the middle bus, the power of the loads on both remaining buses are modified due to the aggregation of the power from the removed bus. As observed in end bus reduction, the aggregated power is a function of both the shunt impedance of the removed bus, and the voltage ratio between the buses.
Here the impedance between B 1 and B 3 takes the form of an equivalent impedance
For the special case when there is no shunt impedance (z 22 = ∞) and the voltage level is the same, we recover
and Z 13 e q = (z 12 + z 23 )
Assuming S i = V i I * i , we recover the exact form of (7) and (8).
B. Line and Transformer
To illustrate the ability to reduce across simple transformers, a two-winding transformer is introduced connecting B 2 and B 3 (Fig. 2) .
The admittance matrix for the system with a transformer with voltage ratio n = V 2 /V 3 is
Removing the end bus removes the transformer from the circuit. The new power is 
where the subscript "eq" indicates an equivalent impedance composed of the original impedances. For this 3-bus system, the impedances are represented parametrically as: 
The reduction logic is the same for more complex transformers (i.e. multiple winding, Δ-Y connections, split phase, etc...), however the form of z t e q will differ.
V. ALGORITHM
A. Populate Admittance, Voltage, and Power Matrices
A circuit configuration is converted into an equivalent configuration for the reduced circuit as shown in Fig. 3 . The feeder topology and CBs are determined as in [21] .
An input file with feeder specifications is parsed and a circuit object is created that organizes the input data into the admittance matrix (Y o ∈ C M ×M ), the complex base voltage vector (Ṽ o ∈ Fig. 4 . IEEE 8500 test feeder (grey) and reduced equivalent (black) for three critical buses that were selected to be in areas where voltage extremes are expected.
, and the generation power (S o g e n ∈ C M ×X ) matrices. As described in Section III the matrix form of the powers are used to map different load model types. For a given load or generator on a bus i with model x, an entry in the power matrix for that element is given in S o at row i, column x. Second, incorporating the reduced network, the full network, and the voltage vectors, the weighting matrix W is found using (18) . A matrix S n ∈ C m ×X representing the load (or generation) powers on each node is found by multiplying W with the original power matrix S o ∈ C M ×X (equation (17)).
B. Reduce
C. Rebuild
In general, the power flow equations could be solved directly using the reduced admittance matrix and power vectors, and the rebuild step introduced below would be redundant. However, power flow solvers require specific input formats for the circuit. Thus translating the reduced matrices into a form that is representative of the new network, namely i) loads, ii) generators, iii) distribution lines, iv) transformers, and v) shunt impedance (including capacitors and reactors) improves the integration of the methodology with existing software. Loads and generator power matrices, S, are in order of the nodes, thus a load or generation object follows directly from the reduced power matrix. Rewriting the reduced network, on the other hand, is more challenging, as it requires analyzing the new feeder topology and nodal admittance matrix Y r . The admittance matrix is sparse and convoluted. For a bus i connected to a bus j, the terms Y ij can represent the admittance between the two buses contributed from a distribution line or a transformer (or both) for different phases. The terms Y ii represent both the shunt connected admittances as well as the impact of the connection between bus i and bus j; see (20) and (27) . We follow the procedure below:
1) Distribution Lines: For a bus i, all connected downstream buses are identified. For the p-phase connection between bus i with nodes I and downstream bus j with nodes J, the impedance, z ∈ C p×p , between the buses is given by z I J = Y −1 I J . The corresponding resistance and reactance of the lines are then expressed as the real and imaginary parts of the matrix, respectively. The length of the line is calculated by the difference between the distances of bus i and j from the substation, as identified in the initial topology detection. The full network is developed by repeating the process above for each downstream bus and for each bus i. This process is summarized in Algorithm 1.
2) Transformers: In the new feeder, a transformer is needed to connect CB at different voltage levels, generally replicating reduced nearby transformers in the original circuit. For when both buses adjacent to a transformer are removed, the transformer is removed from the circuit, akin to the distribution lines. However, reduction then results in adjacent CB with different voltage bases (i.e. a CB on the primary side adjacent to one on the secondary side of the feeder). A new transformer composed of the aggregate impedance between the two buses must be created.
To isolate just the transformer, distribution lines are removed from Y r , resulting in a new matrixẎ r . The impedance of the transformer found inẎ r depends on both the number 
A connection detection algorithm is employed to determine the connection type of the transformer. The reconstruction of transformers is summarized in Algorithm 2.
3) Shunt Impedance: In the admittance matrix, the term Y ii ∈ C p×p of a bus i is composed of the shunt impedance on the bus as well as the contribution of connected buses
where J is the number of buses connected to bus i. The connection admittance between each bus i and j (i.e. Y ij ∈ C p×p ) is represented by,
Thus, the shunt impedance on bus i (z ii ) can be calculated as,
which is effectively accomplished through admittance matrix subtraction (Ÿ r ), leaving just the shunt terms. See Algorithm 3. 
A. Strategy
The error due to reduction was detailed extensively for a single feeder in [21] , where the error was most correlated with bus distance from substation, the number of buses removed, and net load on the bus. The new methodology shows the same trends for most feeders.
However, given the flexibility of the methodology proposed in this paper, the dependence of the error on feeder size, topology, and modeling complexity can also be assessed.
First, we validate the method by comparing results on the feeder examined in [21] , referred to here as "UCSD A". Next, we examine the voltage error and savings in computing time on six disparate and publicly available feeder models: EPRI 5 and 7* [25] , EPRI K1, J1, M1 [26] , and IEEE 8500 [27] . The feeder models are summarized in Table I . In the EPRI 7* model load is aggregated at the feederhead as allocation factors were not considered in our algorithm.
Results are first shown for a snapshot simulation (not a time series). Loads and generators are assumed to operate at full capacity. The effect of error due to changing load conditions is considered further in Section VI-D and VI-E.
As in [21] , OpenDSS [20] is used to solve the power flow for both the original and reduced circuit. The error from reduction is defined as the difference in nodal voltage for the node in the power flow of the original circuit and in the reduced circuit. All simulations are run with a voltage convergence tolerance of 1 × 10 −6 V pu, which is one order of magnitude lower than the voltage error for most simulations.
B. Comparison to Reduction in [21] on Feeder UCSD A
Comparing to the reduction maximum voltage error from reference [21] of O(10 −3 ), the inversion reduction has O(10 −5 ) error, which is negligible for practical applications (Fig. 5) . As the UCSD A feeder does not include the secondary side (no transformers), the reduction in error can be attributed to the other improvements in the algorithm compared to [21] such as the inclusion of shunt capacitance in the reduction model, a more comprehensive circuit reconstruction which considers shunt impedances, the reduction of loads assuming fixed power models (versus fixed current in [6] , [21] ), and mapping of individual load models.
Counter-intuitively, when no buses are removed the error is non-zero. This is due to the implementation of the power flow solver, i.e. differences in how the feeder is originally modeled and how the algorithm represents it using simplified elements. If power flow was only based on the new admittance matrix and power vectors, the error should be zero.
The time required to reduce the circuit is also less for the inversion reduction (Fig. 6) . This is expected, as the inversion reduction is based on Gaussian elimination, as opposed to a recursive method. In both methods the inclusion of more CB in the reduction increases the reduction time. In the inversion method, more CB increase the size of the system inversion during reduction (see (17) ), whereas [21] loops through more buses.
C. Snapshot Validation on Seven Feeders
As observed in Fig. 7 , the maximum errors for any feeder (the worst case) never exceed 0.008 pu. The greatest errors occur for the two largest feeders J1 [26] and IEEE 8500 [27] . The error is non-zero again for zero buses removed, for the reasons dis- cussed previously. The lowest error occurs in the EPRI 7* feeder [25] , where the maximum error actually decreases with increasing buses removed. The EPRI 7 error is smaller since all loads are at the feeder head, thus there is no movement of load from reduction. Since the reduction produces simplified representations of detailed models, the error due to mis-representation of elements is reduced as more buses are removed (i.e. translating back to commercial software). Although not shown here for brevity, the mean error for each feeder follows the same trend with number of buses removed but is generally one order of magnitude smaller, with the exception of EPRI 7 where the mean error is nearly identical to the maximum error. In general, longer feeders tend to have larger error, which is consistent with the findings in [21] where error increased with node distance from the substation.
Reduction time increases with the number of nodes in the original circuit (not shown), and decreases as more buses are removed (Fig. 8 ) consistent with [21] and the previous section.
Relative power flow time savings (Fig. 8) for the reduced feeder are independent of feeder model. Since power flow computational cost is proportional to feeder size, reducing a certain percentage of buses reduce simulation time by a similar amount. Specifically, decrease in simulation time is linear with number of buses removed, where n buses removed results in roughly 2n time savings. For a single user-selected CB, the power flow time savings for all feeders exceed 99%.
D. Timeseries Validation on the UCSD A Feeder
To examine the effect of changing load and time dependent devices, a quasi-static time series (QSTS) simulation was performed on the UCSD A feeder for 11/21/2016 at a time step of 30 s in OpenDSS. The day was chosen due to the large variation between maximum and minimum load as well as the variable solar irradiance due to partly cloud conditions. Similar to [21] , each load operates under the same time-series shape scaled by its power rating, while each PV time-series is uniquely determined using a sky imager [28] . The aggregate demand, solar generation, and net demand profiles are given in Fig. 9 . QSTS simulations were run for reduced feeders with varying number of critical buses (CBs) removed in increments of 5% To remove the dependence of error on CB location, five simulations were run for each CB ratio and the CB were selected at random. The time series of the maximum voltage difference between nodes in the reduced and original circuits are plotted as a function of the number of buses removed in Fig. 10 . Error changes are small through out the day (O10 −5 ) and follow the loading conditions (see Fig. 9 ). Larger variations (O10 −4 ) occur with the number of buses removed from the circuit. For less than 85% of buses removed the error due to changing load is negligible, and error remains nearly constant throughout the QSTS. Given the low error, tap operations are identical between original and reduced QSTS for all reduction scenarios (not shown).
Isolating the effect of changing load conditions (Fig. 11) , it is observed that during periods of no solar generation (i.e. morning and evening) the maximum error varies little and monotonically decreases with increasing load. During periods of solar generation, the maximum error is variable, but generally is observed to decrease with increasing solar generation. 
E. Error due to Choice ofṼ
As discussed in Section III, the reduction equation (Eq. (17)) can be run with either voltages obtained from a power flow solution or using the nominal nodal voltages. The validations presented thus far used nominal voltage vectors (to avoid the computational expense to run the powerflow). To examine the effect of using the power flow voltages voltage as input to the reduction, a fixed set of 5%, 10%, and 15% of CBs were simulated for the day using voltages from the snapshot solution (full loading and generation).
The choice of voltage vector has the greatest effect during the middle of the day when solar generators are producing (see Fig. 12 ), while for periods without solar generation there is no difference in error. The error only differ due to solar generation since the same load profile is used for each load, where a different profile is used for each solar generator. Given that an aggregate PV is created at each node, the combined solar profile is a mismatch representing the average of many geographical dispersed profiles. This error can be reduced by considering individual PV profiles at each node, as is proposed in [23] . For all scenarios of bus removal, the error increases with increasing PV generation when the powerflow voltage is used. Further, the reduction in error due to less buses being removed is more gradual for the powerflow solution. However as observed in Fig. 11 , for 85% of buses removed, the error only weakly depends on changes in loading and generation.
VII. CONCLUSION
A novel and general feeder reduction methodology based on Gaussian elimination, known as the inversion reduction method is proposed. The method is specifically designed to handle all of the complexities of distribution feeder models, including unbalance in loading, large shunt capacitance, and unique transformer configurations. The method is derived from first principles. A simple illustrative example demonstrates that the methodology is a generalization of the methodology proposed previously by the authors. Algorithmic details are provided.
The inversion reduction is compared against the previously proposed methodology on the same feeder and shown to be superior in both error and the speed of reduction. The methodology is then demonstrated on 6 additional feeders varying in topology, size, and modeling complexity. The maximum voltage error is small regardless of feeder size or complexity (< 0.008 p.u.).
Finally, the methodology is tested on a single feeder using a day QSTS simulation, where it s shown that under changing load conditions the reduction produces least error near the linearization point, but error increases away from the linearization point. However, this effect is small for less than 85% of buses removed.
